The University of Southampton

Dr Terrence Mak

Academic Staff

Personal homepage

Terrence Mak is an Associate Professor at Electronics and Computer Science, University of Southampton. Supported by the Royal Society, he was a Visiting Scientist at Massachusetts Institute of Technology during 2010, and also, affiliated with the Chinese Academy of Sciences as a Visiting Professor since 2013. Previously, He worked with Turing Award holder Prof. Ivan Sutherland, at Sun Lab in California and has awarded Croucher Foundation scholar. His newly proposed approaches, using runtime optimization and adaptation, strengthened network reliability, reduced power dissipations and significantly improved overall on-chip communication performances. Throughout a spectrum of novel methodologies, includingregulating traffic dynamics using network-on-chips, enabling unprecedented MTBF and to provide better on-chip efficiencies, and proposed a novel garbage collections methods, “defragmentation”, together led to four prestigious best paper awards at DATE 2011, IEEE/ACM VLSI-SoC 2014, IEEE PDP 2015, and IEEE EUC 2016. More recently, his newly published journal based on 3D adaptation and deadlock-free routing has awarded the prestigious 2015 IET Computers & Digital Techniques Premium Award. He has published more than 100 papers in both conferences and journals and jointly published 4 books.  



Research interests

3D-IC design, computer architecture, FPGA, networks-on-chips, power management


Dehir, Nizar, Mak, Terrence, Fei, Xia and Alex, Yakovlev (2014) Modelling and tools for power supply variation analysis in networks-on-chip IEEE Transactions on Computers, 63, (3), pp. 679-690. (doi:10.1109/TC.2012.272).

Tarawneh, Gareth, Yakovlev, Alex and Mak, Terrence (2012) Eliminating synchronization latency using sequenced latching IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 22, (2), pp. 408-419. (doi:10.1109/TVLSI.2013.2243177).

Mak, Terrence, yakovlev, Alex, Dahir, Nizar and Xia, Fei (2012) Modeling and tools for power supply variations analysis in networks-on-chip IEEE Transactions on Computers, 63, (3), pp. 679-690. (doi:10.1109/TC.2012.272).

Dahir, Nizar, Al-Dujaily, Ra'ed, Mak, Terrence and Yakovlev, Alex (2014) Thermal optimization in network-on-chip-based 3D chip multiprocessors using dynamic programming networks [in special issue: Real-Time and Embedded Technology and Applications, Domain-Specific Multicore Computing, Cross-Layer Dependable Embedded Systems, and Application of Concurrency to System Design (ACSD'13)] ACM Transactions on Embedded Computing Systems, 13, (4s), pp. 1-25. (doi:10.1145/2584668).

AL-DUJAILY, RAAED, Li, An, Maunder, Robert, Mak, Terrence, Al-Hashimi, Bashir and Hanzo, Lajos (2016) A Scalable Turbo Decoding Algorithm for High-Throughput Network-on-Chip Implementation University of Southampton doi:10.5258/SOTON/397738 [Dataset]

Karkar, Ammar, Mak, Terrence, Tong, Kin-Fai and Yakolev, Alex (2016) A survey of emerging interconnects for on-chip efficient multicast and broadcast in many-cores IEEE Circuits and Systems Magazine, 16, (1), pp. 58-72. (doi:10.1109/MCAS.2015.2510199).

Opoku Agyeman, M., Vien, Q., Yakovlev, A., Tong, K. and Mak, T. (2016) A resilient 2-D waveguide communication fabric for hybrid wired-wireless NoC design IEEE Transactions on Parallel and Distributed Systems, pp. 1-14. (doi:10.1109/TPDS.2016.2575836).

Karkar, A., Mak, T., Tong, K. and Yakovlev, A. (2016) Network-on-chip multicast architectures using hybrid wire and surface-wave interconnects IEEE Transaction on Emerging Topics in Computing, pp. 1-12. (doi:10.1109/TETC.2016.2551043).

Ng, J., Singh, A., Wang, X. and Mak, T. (2016) Defragmentation for efficient runtime resource management in NoC-based many-core systems IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 24, (11), pp. 3359-3372. (doi:10.1109/TVLSI.2016.2548564).

Wang, X., Zhao, B., Wang, L., Mak, T., Yang, M. and Daneshtalab, M. (2016) A pareto-optimal runtime power budgeting scheme for many-core systems Microprocessors and Microsystems, 46, part B, pp. 136-148. (doi:10.1016/j.micpro.2016.03.006).

Fei, T., Wang, X., Zhang, B. and Mak, T. (2016) On runtime adaptive tile defragmentation for resource management in many-core systems Microprocessors and Microsystems, 46, part B, pp. 161-174. (doi:10.1016/j.micpro.2016.02.004).

Wang, X., Zhao, B., Mak, T., Yang, M., Jiang, Y. and Daneshtalab, M. (2015) On fine-grained runtime power budgeting for networks-on-chip systems IEEE Transactions on Computers, 65, (9), pp. 2780-2793. (doi:10.1109/TC.2015.2506565).

Liu, Q., Ji, W., Chen, Q. and Mak, T. (2015) IP protection of mesh NoCs using square spiral routing IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 24, (4), pp. 1560-1573. (doi:10.1109/TVLSI.2015.2462842).

Agyeman, M., Tong, K. and Mak, T. (2015) An improved wireless communication fabric for emerging Network-on-Chip design [in special issue: The 10th International Conference on Future Networks and Communications (FNC 2015) / The 12th International Conference on Mobile Systems and Pervasive Computing (MobiSPC 2015) Affiliated Workshops] Procedia Computer Science, 56, pp. 415-420. (doi:10.1016/j.procs.2015.07.229).

Yi, W., Lo, K., Mak, T., Leung, K., Leung, Y. and Meng, H. (2015) A survey of wireless sensor network based air pollution monitoring systems Sensors, 15, (12), pp. 31392-31427. (doi:10.3390/s151229859).

Wang, X., Zhao, B., Mak, T., Yang, M. and Daneshtalab, M. (2015) An efficient runtime power allocation scheme for many-core systems inspired from auction theory Integration the VLSI Journal, 50, pp. 147-157. (doi:10.1016/j.vlsi.2014.11.001).

Luo, R., Coapes, G., Mak, T., Tadashi, Y., Degena, P. and Tin, C. (2015) Real-time simulation of passage-of-time encoding in cerebellum using a scalable FPGA-based system IEEE Transactions on Biomedical Circuits and Systems, 10, (3), pp. 742-753. (doi:10.1109/TBCAS.2015.2460232). (PMID:26452290).

Al-Dujaily, Ra'ed, Li, An, Maunder, Robert G, Mak, Terrence, Al-Hashimi, Bashir M. and Hanzo, Lajos (2016) A scalable turbo decoding algorithm for high-throughput network-on-chip implementation IEEE Access, p. 1. (doi:10.1109/ACCESS.2016.2628801).


Share this profile FacebookGoogle+TwitterWeibo

We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we will assume that you are happy to receive cookies on the University of Southampton website.